



## 矽基非等向性濕蝕刻

### Silicon Anisotropic Wet Etching

余志成  
高雄第一科技大學機械系

Department of Mechanical and Automation Engineering  
National Kaohsiung First University of Science and Technology


MicroSystem Fabrication Lab.



NKFUST


## 晶格方向

- 硅為鑽石結構：兩個相互交替的面心複晶格



- Miller Indices (密勒指標)

- ▶ 平面法向量
- ▶ 平面截距之倒數
- ▶ 元件電特性、基材蝕刻速率  
與晶格方向有很大的關係



MFMS Lab.



2




## Miller Index

- 若將密勒指標配合不同括號使用，則代表不同的集合

- ▶  $(hkl)$ ：小括號代表單一晶面， $(\bar{1}00)$ 代表與X軸截距為負的平面
- ▶  $\{hkl\}$ ：代表具相等對稱平面的集合 $\{100\}$ 代表以下六平面的集合  
 $(100), (010), (001), (\bar{1}00), (0\bar{1}0), (00\bar{1})$
- ▶  $[hkl]$ ：代表 $(hkl)$ 平面的法向量，如 $[100]$ 垂直於 $(100)$ 平面
- ▶  $\langle hkl \rangle$ ：代表等效方向的集合

*Miller indices identify crystal planes from the unit cell:*



IS Lab.

3



## Characteristics of Etching Techniques

- Selectivity

- ▶ Etching method removes a specific material but does not (or only slightly) remove other materials

- Directional Property

- ▶ Isotropic: etching speed is the same in every direction.
- ▶ Anisotropic: etching speed is NOT the same in every direction.

MFMS Lab.

4



## Bulk Micromachining

- Structuring of silicon in three dimensions using anisotropic etching
- High aspect ratio is possible.
- Crystal orientation decides the structure geometry




圖 3.6 繩橫比的意義



## Etching Mechanisms

- Chemical Wet Etching
  - ▶ Dipping the substrate into an etching bath or spraying it with the etching solution.
  - ▶ Etching solution is acidic or alkaline to dissolve the material to be removed.
- Dry Etching
  - ▶ Expose the substrate to an ionized gas.
  - ▶ Chemical or physical interaction occur between the ions in the gas and the atoms of the substrate.





## MEMS 材料與常用之蝕刻液

- Si (Single-Crystal Silicon, Polysilicon)
  - ▶ Anisotropic etching: KOH (Potassium Hydroxide), EDP (Ethylene-Diamine Pyrocatecol), TMAH
  - ▶ Isotropic etching: HNA etching system, hydrofluoric (HF), nitric ( $\text{HNO}_3$ ), acetic acid ( $\text{CH}_3\text{COOH}$ )
- $\text{SiO}_2$  (Thermal  $\text{SiO}_2$ , LTO, PSG)
  - ▶ Release process using 49% HF
  - ▶ Oxide patterning using buffered HF (28 ml 49% HF, 170 ml  $\text{H}_2\text{O}$ , 113 g  $\text{NH}_4\text{F}$ ), also known as Buffered Oxide Etch (BOE)
- Quartz (Crystalline  $\text{SiO}_2$ ): Anisotropic etching in heated HF and ammonium fluoride ( $\text{NH}_4\text{F}$ ) solution
- SOG: dissolved in  $\text{HCl}:\text{HF}:\text{H}_2\text{O}$



## Isotropic Etching

- Chemical wet etching for amorphous or polycrystalline (ex. polysilicon) is always isotropic.
- Cavities with rounded off edges (undesired in design).
- Resist is undercut.
- Limited in deep forming.
- Dimension control is difficult.
- Useful in surface micromachining.




圖 4.6 等向性化學基蝕刻



## Anisotropic Etching

- Etching speed depends on the crystal's orientation in single-crystal silicon.
- Typical etching rate : {110}>{100}>>{111}
- Precisely structured in 3D.




圖 4.8 薄溫砂的非等向蝕刻 =

MEMS Lab.

9



## 矽非等向蝕刻液的種類

- 有機溶液：TMAH、聯氨(Hydrazine)及EDP
  - ▶ 聯氨(Hydrazine)及EDP具毒性且不穩定
  - ▶ TMAH與IC製程相容，可以二氧化矽作為蝕刻阻擋層(etching mask)，無毒，但蝕刻速率較低
- 鹼液：KOH, NaOH, LiOH, CsOH, NH<sub>4</sub>OH, 並可添加異丙醇(IPA)等
  - ▶ KOH低毒性、較佳的蝕刻面，故常被使用，但鉀離子會污染IC製程
- 影響蝕刻速率除了晶格方向與蝕刻液的種類外，尚包括溫度、濃度、攪拌形式、滲雜種類、表面缺陷、薄膜應力、表面雜質的殘留、氣泡、PH值等

MEMS Lab.

10



## 非等向蝕刻液的比較

	TMAH	EDP	KOH
操作及處理	易	難	易
毒性	無	有	無
矽的蝕刻速率	$\sim 1 \mu\text{m/min}$	0.02-1 $\mu\text{m/min}$	1-2 $\mu\text{m/min}$
蝕刻面平坦度	多變*	極佳	佳
IC 製程相容性	相容	相容	不相容
硼蝕刻停止	$>10^{20}/\text{cm}^3$	$\geq 5 \times 10^{19}/\text{cm}^3$	$>10^{20}/\text{cm}^3$
其他材料的選擇性	Al**	Ta, Au, Cr, Ag, Cu	N/A
蝕刻阻擋層	Si <sub>3</sub> N <sub>4</sub> , SiO <sub>2</sub>	Si <sub>3</sub> N <sub>4</sub> , SiO <sub>2</sub>	Si <sub>3</sub> N <sub>4</sub>





Note: etch rate of SiO<sub>2</sub>=435 nm/hr at 80°C 30% KOH



## 溼蝕刻的機制

### ■ 濕蝕刻的機制

- ▶ 蝕刻液由邊界層外傳輸至蝕刻表面
- ▶ 蝕刻液與蝕刻面反應產生生成物
- ▶ 生成物由蝕刻表面傳輸至邊界層外



### ■ 外加攪拌可產生強制對流，增加第一、三道的值量傳遞過程，而第二道過程為化學反應

- ▶ 溫度越高蝕刻速率越高，但蝕刻面粗糙度將變差
- ▶ 固定溫度下存在一蝕刻速率最高的蝕刻液濃度





## Silicon Lattice Structure







圖 4.7 砂晶格構造之晶面。



## 晶格鍵結與蝕刻

### ■ {100}與{111}面的共價鍵與懸垂鍵


- ▶ KOH 蝕刻時蝕刻液的  $\text{OH}^-$  與矽原  
子的懸垂鍵反應
- ▶ {111}有三個共價鍵，強度較高，  
故蝕刻速率低
- ▶ {100}只有兩個共價鍵，蝕刻速率  
高
- ▶ 速率  $R\{111\}/R\{100\} = 1:80 \sim 1:120$





## 單晶矽的晶格方向與蝕刻速率

- $\{110\}$ 晶面雖然有三個共價鍵，但因晶面的原子排列鬆散，以致蝕刻液對矽原子結構產生穿遂效應(Channeling effect)，造成蝕刻速率較快(Hesketh, 1993)。



## Bulk Micromachining

- 蝕刻幾何形狀將沿著 $\{111\}$ 晶面被切割
- 常用於橋、樑、薄膜等特徵的構造




圖 4.14 各種立體微機械加工構造。根據 [Hsu 90]。





## Basic Structures in Silicon

### ■ Anisotropic Etching of Silicon




圖 4.9 能夠在 a) (110) 砂； b) (100) 砂上製成之基本構造。

MEMS Lab.



17



## 晶格面與角度關係




圖 3.10 不同砂晶格面間之幾何及角度關係。

MEMS Lab.



18




## 晶圓方向

### ■ {100}晶圓的蝕刻夾角

- ▶ {111}與{110}方向的夾角  $\alpha = \tan^{-1}((\sqrt{2}/2)/1) = 35.26^\circ$
- ▶ 亦可利用<111>與<110>向量的餘弦定理求出兩向量的夾角

$$1 \cdot 1 + 1 \cdot 1 + 1 \cdot 0 = \sqrt{1+1+1} \sqrt{1+1+0} \cos \alpha$$



## {100}晶圓的晶面安排與蝕刻停止面

### ■ {100}晶圓的主切邊為<110>方向





圖 3.9 (100) 砂漿圓之晶圓平面及太平邊與  
砂晶格各平面間之關係。



## {100}晶圓上各種矩形的蝕刻形狀

- 最終蝕刻面由{111}面所定義



MEMS Lab.




21

圖 3.11 (a)(b) 在晶圓上分別以不同長方形蝕刻露去複雜加工後所形成之形狀。注意所有物體皆由 {111} 面所構成。



## {100}晶圓的蝕刻角度

- {100}晶圓矩形孔的蝕刻



MEMS Lab.



22



## {100}晶圓的蝕刻夾角

- <111>與<100>向量的餘弦定理

$$1 \cdot 1 + 1 \cdot 0 + 1 \cdot 0 = \sqrt{1+1+1} \sqrt{1+0+0} \cos \theta, \theta = 54.74^\circ$$




Figure 4.8 Relation of bottom cavity plane width with mask opening width.

MS Lab.




23



## *Undercut of {100} Wafer*

- Undercut due to finite selectivity between the etch rates of {111} and {100}.

$$\tan \theta = \sqrt{1/3} \times R\{111\} / R\{100\}$$



MFMS Lab.




24



## *{100}* V-Groove Depth Ruler

- 利用*{100}*晶圓V槽寬深比為 $\sqrt{2}:1$ 的特性，由被蝕穿的孔判斷剩餘薄膜的厚度



Source: 認識微機電 楊龍杰

圖 3-13 配合壓力計製作之 V 型槽深度尺製程。左列是深度尺，右列是壓力計：(a)深度尺蝕刻；(b)壓電阻佈植；(c)長氯化層；(d)背面蝕刻；(e)蒸鍍金屬線 (2)

IS Lab.




25



## *Anisotropic Etching in {110} Wafer*

### Illustration of anisotropic etching in *{110}* oriented silicon

Etched structures are delineated by four vertical  $\langle 111 \rangle$  planes and two slanted  $\langle 111 \rangle$  planes. The vertical  $\langle 111 \rangle$  planes intersect at an angle of  $70.5^\circ$ .



Inset 4.4

MFMS Lab.




26





## {110}晶圓的晶面安排與蝕刻停止面

- {110}晶圓的主切邊為{111}面




## {110}晶圓的蝕刻

- 原形開孔的蝕刻結果





(110) 砂基非等向性溼蝕刻前樣圖



(110) 砂基非等向性溼蝕刻後樣圖

## Mask Patterning and Etching in {110} Wafer

- 在{110}晶圓以非等向性蝕刻長深槽，其長邊 [111] 平行於主切邊，或與主切邊有  $70.5^\circ$  的夾角時，可獲得垂直的蝕刻牆邊







- {110}晶圓所蝕刻的深槽的兩端則由另外兩個[111]面所定義，而呈現多稜面的幾何形狀

MEMS Lab.

29

## Anisotropic Etching in {110} Wafer

- {110}晶圓上不同角度矩形槽與蝕刻斷面的關係



MEMS Lab.

30



## Long Narrow Grooves in a <110> Wafer




Figure 4-10 Long, narrow grooves in a <110> wafer. These U-grooves are used as test patterns. Test pattern of V-grooves in a <110> wafer help in the alignment of the mask. Good alignment is done with the grooves that exhibits the most perfect long perpendicular walls.

MFMS Lab.



## Selection of Silicon Wafer

TABLE 4.1 Selection of Wafer Type

[100] Orientation	[110] Orientation
Inward sloping walls (34.74°)	Vertical [111] walls
The sloping walls cause a lot of lost real estate	Narrow trenches with high aspect ratio are possible
Flat bottom parallel to surface is ideal for microbeam fabrication	Multilevel cavity bottom ([111] and [100] planes) makes for a poor diaphragm
Bridges perpendicular to a V-groove bound by [111] planes cannot be undercut	Bridges perpendicular to a V-groove bound by (111) planes can be undercut
Shape and orientation of diaphragms convenient and simple to design	Shape and orientation of diaphragms are awkward and more difficult to design
Diaphragm size, bounded by noncaving [111] planes, is relatively easy to control	Diaphragm size is difficult to control (the <100> edges are not defined by noncaving planes)

MFMS Lab.






## 矽結構立體微細加工

### ■ 凸角矽微結構蝕刻缺陷


► 底部蝕刻 (underetch)

► 底切 (undercut)



-----對位不準

———實際蝕刻




## 矽結構凸角底切的現象

### ■ 裸露的矽凸角特徵，在KOH蝕刻時產生底切的現象



Fig. 1. Scanning electron micrograph (SEM) of an anisotropically etched Si(100) mesa structure showing UC undercutting. The shape of the conical column is indicated ( $0.07 \mu\text{g}^{-2}$  KOH/H<sub>2</sub>O, 30 mV).









## 化學濕蝕刻的凸角補償

### ■ 角落補償圖形設計原理

- ▶ <100>延伸法
- ▶ <110>延伸法
- ▶ 狹窄空間的光罩角落補償圖形



MEMS Lab.





35



## 基本角落補償

### ■ Square Compensation

- ▶  $W_s$ =etching depth



### ■ <100> Band Compensation

- ▶  $W_r=2(\text{etching depth})$
- ▶  $L_r=1.6W_r$





Figure 4-40. Formation of a pyramidal mesa by silicon bulk wet-etching. (A, B) Square corner compensation method, using ICP-RIE; (C) Rotated triangle corner compensation method, using RIE at the etcher.





36




## 基本的光罩補償圖形

- {100}晶圓以KOH蝕刻的補償：  
蝕刻速率(110)>(100)>(111)



- {100}晶圓以EDP蝕刻的補償：  
蝕刻速率(100)>(110)>(111)



MEMS Lab.






37



## 島狀結構角落補償

- 各種光罩補償模擬蝕刻比較

- ▶ 20%KOH溫度70
- ▶ 蝕刻深度270  $\mu\text{m}$
- ▶ 蝕刻島狀頂部尺寸皆為  
 $1000 \times 1000 \mu\text{m}^2$
- ▶ {100}面矽晶圓厚度300  $\mu\text{m}$




MEMS Lab.

38



## 以濕蝕刻製作懸樑



## 蝕刻底切所造成的特徵




圖 3.12 暴露被蝕蝕可由凸角或擊穿凹角而形成。





## 滲雜(Doping)的方式

### ■ Diffusion

- ▶ Furnace heating.
- ▶ The doping atoms from the surrounding gas or a thin preapplied surface layer.
- ▶ Main difficulty
  - Determination of the absolute concentration of the doping.
  - Only create a doping profile on the surface of a wafer.

### ■ Ion implantation

- ▶ Shooting charged doping ions, which are externally accelerated in a vacuum, into the silicon wafer.
- ▶ The ions can penetrate up to a few micrometers below the surface.
- ▶ The doping concentration gets an improved homogeneity, and the doping profile under the wafer's surface can be controlled more exactly.



## Comparison of Two Doping Methods

TABLE 3.3 Characteristics of Two Means of Semiconductor Doping

Doping by diffusion Furnace 950 ~C-1280°C	Doping by ion implantation Vacuum Room temperature
Gas of dopant ions	High velocity dopant ions
Mask	
Si	Si
Dopant uniformity and reproducibility	±5% on wafer, ±15% overall
Contamination danger	High
Defects	Refractory insulation and refractory metals, polysilicon
Environment	Furnace
Temperature	High

Source: Fundamentals of Microfabrication, Madou





## P+ Etch-Stop

- Doping the silicon substrate with germanium, phosphorus or boron atoms
- P<sup>+</sup> (Boron) concentration of about 10<sup>20</sup> cm<sup>-3</sup> or higher will drastically reduce etching rate
- Doping
  - ▶ Diffusion method
    - Difficult to get a uniform membrane thickness
  - ▶ Ion implantation
    - Good concentration and depth control but slow
    - 2 μm with a concentration of 10<sup>20</sup> cm<sup>-3</sup>, a 150 μA implanter needs up to an hour per wafer




## 化學週期表

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	A	B	B	B	B	B	B	B	B	B	B	A	A	A	A	A	A
1 氫 H																	2 氦 He
3 鋰 Li	4 铍 Be											5 硼 B	6 碳 C	7 氮 N	8 氧 O	9 氟 F	10 氖 Ne
11 鈉 Na	12 鎂 Mg											13 鋁 Al	14 矽 Si	15 磷 P	16 硫 S	17 氯 Cl	18 氩 Ar
19 鉀 K	20 鈷 Ca	21 钪 Sc	22 鈦 Ti	23 鋨 V	24 錳 Cr	25 鐵 Fe	26 錳 Mn	27 鐵 Co	28 錳 Ni	29 鐵 Cu	30 錳 Zn	31 錳 Ga	32 錳 Ge	33 錳 As	34 錳 Se	35 溴 Br	36 氪 Kr
37 銻 Rb	38 鈦 Sr	39 钇 Y	40 鋯 Zr	41 錳 Nb	42 錳 Mo	43 錳 Tc	44 錳 Ru	45 錳 Rh	46 錳 Pd	47 錳 Ag	48 錳 Cd	49 錳 In	50 錳 Sn	51 錳 Sb	52 錳 Te	53 碘 I	54 氙 Xe
55 錫 Cs	56 錫 Ba	57 錫 Hf	58 錫 Ta	59 錫 W	73 錫 Re	74 錫 Os	75 錫 Ir	76 錫 Pt	77 錫 Au	78 錫 Hg	79 錫 Tl	80 汞 Pb	81 錫 Bi	82 錫 Po	83 錫 At	84 錫 Rn	86 錫 Rn
87 鈾 Fr	88 鈾 Ra	銅系 銻系	104 銻 Rt	105 銻 Db	106 銻 Sg	107 銻 Nh	108 銻 Mt	109 銻 Dy	110 銻 Tb	111 銻 Ho							
銻系元素		57 錫 La	58 錫 Ce	59 錫 Pr	60 錫 Nd	61 錫 Pm	62 錫 Sm	63 錫 Eu	64 錫 Gd	65 錫 Tb	66 錫 Dy	67 錫 Ho	68 錫 Er	69 錫 Tm	70 錫 Yb	71 錫 Lu	
銅系元素		89 銅 Ac	90 銅 In	91 銅 Pa	92 銅 U	93 銅 Np	94 銅 Pu	95 銅 Am	96 銅 Cm	97 銅 Bk	98 銅 Cf	99 銅 Es	100 銅 Fm	101 銅 Md	102 銅 No	103 銅 Lr	



## Membrane using P+ Etch-Stop

- Boron doping
- Silicon layer by epitaxy
- Both sides oxidized
- Lithography of the silicon dioxide
- Anisotropic etching




MEMS Lab.

45



## Electrochemical Etch-Stop Technique

- Etching process is interrupted when an electric voltage is applied to an np or pn silicon substrate




MS Lab.

46



## 以蝕刻停止層製作薄膜結構




MEMS Lab.

47



## 以蝕刻停止層製作薄膜噴嘴




IS Lab.

48



## 製作Membrane Nozzle的方式的比較




Lab.

49



## Piezoresistive Pressure Sensor

- Process steps of piezoresistive sensor using bulk micromachining      Source: Fundamentals of Microfabrication, Madou, Fig 4.1



Lab.

50



## *Reference*

- Fundamentals of Microfabrication, Marc Madou, 2nd Ed., CRC Press (2002) – Chapter 4
- 微機電系統技術與應用，國科會精儀中心，全華，民92- 第三章
- Microsystem Technology and Microrobotics, Fatikow and Rembold, Springer, (1997) – Chapter 4
- 微機電系統，陳炳輝，五南，(2001) - 第二章

