



微機電系統相關材料與製作

Materials for Micro-Electromechanical Systems

余志成
高雄第一科技大學機械系

Department of Mechanical and Automation Engineering
National Kaohsiung First University of Science and Technology

Micro-Electro-Mechanical System Lab.



Materials for MEMS

■ Ranges of materials

- ▶ Single crystal silicon, Polysilicon, Silicon Dioxide, Silicon Nitride, Metal, Silicon Carbide, Germanium-based materials, Piezoelectric materials, Diamond, III-V Materials.

■ Fabrication Methods

- ▶ Crystallization
- ▶ Oxidation
- ▶ Film Deposition
 - Physical Vapor Deposition (PVD)
 - Chemical Vapor Deposition (CVD)
 - Liquid Phase Deposition





Silicon Crystal Orientation

■ Crystal Structure


- ▶ Amorphous (非晶體) : No recognizable lump range order
- ▶ Polycrystalline (多晶體) : Completely ordered in grains
- ▶ Crystalline (晶體) : Entire solid is made up of atoms in an orderly array



(a) Amorphous



(b) Polycrystalline





(c) Crystalline



晶體結構

■ 鑽石結構或閃鋅晶體結構立方面上的投影





Crystal System

■ Crystal Axes and Dimensions




TABLE 3-1.1 Crystal Systems (See Fig. 3-1.2)

SYSTEM	AXES	AXIAL ANGLES
Cubic	$a = b = c$	$\alpha = \beta = \gamma = 90^\circ$
Tetragonal	$a = b \neq c$	$\alpha = \beta = \gamma = 90^\circ$
Orthorhombic	$a \neq b \neq c$	$\alpha = \beta = \gamma = 90^\circ$
Monoclinic	$a \neq b \neq c$	$\alpha = \gamma = 90^\circ \neq \beta$
Triclinic	$a \neq b \neq c$	$\alpha \neq \beta \neq \gamma \neq 90^\circ$
Hexagonal	$a = b \neq c$	$\alpha = \beta = 90^\circ; \gamma = 120^\circ$
Rhombohedral	$a = b = c$	$\alpha = \beta = \gamma \neq 90^\circ$


Lab.



5



Space Lattices



Lab.




6




晶格方向

- 鑽石結構：兩個相互交替的面心複晶格



- Miller Indices (密勒指標)

- ▶ 平面法向量
- ▶ 平面截距之倒數
- ▶ 元件電特性、基材蝕刻速率
與晶格方向有很大的關係



MEMS Lab.

7




Miller Index

- 若將密勒指標配合不同括號使用，則代表不同的集合

- ▶ (hkl) ：小括號代表單一晶面， $(\bar{1}00)$ 代表與X軸截距為負的平面
- ▶ $\{hkl\}$ ：代表具相等對稱平面的集合 $\{100\}$ 代表以下六平面的集合
 $(100), (010), (001), (\bar{1}00), (0\bar{1}0), (00\bar{1})$
- ▶ $[hkl]$ ：代表 (hkl) 平面的法向量，如 $[100]$ 垂直於 (100) 平面
- ▶ $\langle hkl \rangle$ ：代表等效方向的集合

Miller indices identify crystal planes from the unit cell:



IS Lab.

8



Single Crystal Silicon


■ 砂礦冶煉

■ 精純

■ 拉晶

■ 切邊、切片

■ 研拋



高純度矽的提煉方法

■ SiHCl_3 的 H_2 還原法

- ▶ $\text{Si(固)} + 3\text{HCl(氣)} \text{ (220~300°C)} \quad \text{SiHCl}_3 \text{ (氣)} + \text{H}_2 \text{ (氣)}$
- ▶ $\text{SiHCl}_3 \text{ (氣)} + \text{H}_2 \text{ (氣)} \text{ (900~1000°C)} \quad \text{Si(固)} + 3\text{HCl(氣)}$

■ SiCl_4 的 Zn 還原法

- ▶ $\text{SiCl}_4 \text{ (氣)} + 2\text{Zn(氣)} \text{ (950~1000°C)} \quad \text{Si(固)} + 2\text{ZnCl}_2 \text{ (氣)}$

■ SiCl_4 的 H_2 還原法（較 Zn 還原法易於提煉與控制）

- ▶ $\text{SiCl}_4 \text{ (氣)} + 2\text{H}_2 \text{ (氣)} \text{ (1100~1200°C)} \quad \text{Si(固)} + 4\text{HCl(氣)}$

■ SiH_4 的熱分解

- ▶ $\text{SiCl}_4 + \text{LiAlH}_4 \quad \text{SiH}_4 + \text{LiCl} + \text{AlCl}_3$
- ▶ $\text{SiH}_4 \text{ (氣)} \text{ (1000°C)} \quad \text{Si(固)} + 2\text{H}_2 \text{ (氣)}$




矽的主要物理性質

原子序	14	密度	2.33 克 / 毫升
原子量	28.09	比熱	0.181 卡 / 克 · °C
單位體積原子數	5×10^{22}	熔化熱	9450 卡 / 克分子
顏色	銀白色	氯化熱	44086 卡 / 克分子 (25°C)
晶體結構	金鋼石晶格	熱導率	0.20 卡 / 秒 · 厘米 · °C (25°C)
硬度	莫氏硬度 6.25	延展性	脆
折射率	3.87	電容率	12
熔點	1412°C	沸點	2600°C



Czochralski growth


■ Growing Single-Crystalline Ingot





晶片切割

- 鑽石輪磨拋光晶柱、主平面與次平面輪磨、鑽石薄鋸切晶柱
、鑽石輪磨晶圓邊緣、晶片拋光



[3]

MEMS Lab.



13



晶圓尺寸規格

參數	100 mm	125 mm	150 mm	200 mm	300 mm
直徑 (mm)	100 ± 1	125 ± 1	150 ± 1	200 ± 1	300 ± 1
厚度 (mm)	0.5~0.55	0.6~0.65	0.65~0.7	0.7~0.75	0.75~0.8
主要平面長度 (mm)	30~35	40~45	55~60	無	無
次要平面長度 (mm)	16~20	25~30	35~40	無	無
重量 (g)	9.6	17.9	27.8	53	128
表面積 (cm ²)	78.5	122.7	176.7	314	707

MEMS Lab.




14



晶圓方向

■ SEMI 標準



晶圓方向

■ {100}晶圓的方向




FIGURE 16.6 {100} silicon wafer with reference to the unity cube and its relevant planes. [From Postav, E., Process Development for 3D Silicon Microactuators with Application to Mechanical Sensor Design, KU1, Belgium, 1994. With permission.]

Source: Fundamentals of Microfabrication, Madou

[2]





Semiconductor

- Semiconductor: Si (矽), Ge (鍺), GaAs (砷化鎵), InP (銦化磷), ZnSe (鋅化硒)
- Insulator: SiO₂ (二氧化矽), Si₃N₄ (氮化矽)
- p-type 矽晶片：摻雜硼(B)或第III族元素 (Al, In, 等)，使半導體產生一個電洞，而成為受體(Acceptor)
- n-type 矽晶片：摻雜砷(As)、磷(P)或第V族元素如銻(Sb)等，使半導體產生多一個電子的雜質，而成為施體(Donor)




化學週期表

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	A	B	B	B	B	B	B	B	B	B	B	A	A	A	A	A	A
1 氫 H																	2 氦 He
3 鋰 Li	4 鋁 Be											5 硼 B	6 碳 C	7 氮 N	8 氧 O	9 氟 F	10 氖 Ne
11 鈉 Na	12 鎂 Mg											13 鋁 Al	14 矽 Si	15 磷 P	16 硫 S	17 氯 Cl	18 氩 Ar
19 鉀 K	20 鈣 Ca	21 鈦 Sc	22 鈦 Ti	23 鈷 V	24 鈷 Cr	25 錳 Mn	26 鐵 Fe	27 鈷 Co	28 錳 Ni	29 鐵 Cu	30 錳 Zn	31 錳 Ga	32 錳 Ge	33 碘 As	34 溴 Se	35 溴 Br	36 氪 Kr
37 鈸 Rb	38 鈨 Sr	39 钇 Y	40 鋯 Zr	41 鈧 Nb	42 鈧 Mo	43 鈧 Tc	44 鈧 Ru	45 鈧 Rh	46 鈧 Pd	47 鈧 Ag	48 鈧 Cd	49 鈧 In	50 鈧 Sn	51 鈧 Sb	52 鈧 Te	53 碘 I	54 氙 Xe
55 鈦 Cs	56 鈦 Ba	57 鈧 Hf	72 鈧 Ta	73 鈧 W	74 鈧 Re	75 鈧 Os	76 鈧 Ir	77 鈧 Pt	78 鈧 Au	79 金 Au	80 汞 Hg	81 鈧 Tl	82 鈧 Pb	83 鈧 Bi	84 鈧 Po	85 鈧 At	86 鈧 Rn
87 鈦 Fr	88 鈦 Ra	銅系 銅系	104 Rt	105 Dy	106 Sg	107 Nh	108 Hs	109 Mt	110	111							
鑄系元素		57 鑄 La	58 鑄 Ce	59 鑄 Pr	60 鑄 Nd	61 鑄 Pm	62 鑄 Sm	63 鑄 Eu	64 鑄 Gd	65 鑄 Tb	66 鑄 Dy	67 鑄 Ho	68 鑄 Er	69 鑄 Tm	70 鑄 Yb	71 鑄 Lu	
銅系元素		89 銅 Ac	90 銅 In	91 銅 Pa	92 銅 U	93 銅 Np	94 銅 Pu	95 銅 Am	96 銅 Cm	97 銅 Bk	98 銅 Cf	99 銅 Es	100 銅 Fm	101 銅 Md	102 銅 No	103 銅 Lr	




n-Type Semiconductors

- Silicon containing an Group V impurity such as phosphorus which has five valence electrons
- The extra electron of phosphorus can be pulled away with a small amount of energy



p-Type Semiconductors

- Silicon containing an Group III impurity such as aluminum (Al) and boron (B) which have only three valence electrons.
- This atom can accept an electron from the valence band, thus leaving the electron hole as a charge carrier.





滲雜(Doping)的方式

■ Diffusion

- ▶ Furnace heating.
- ▶ The doping atoms from the surrounding gas or a thin preapplied surface layer.
- ▶ Main difficulty
 - Determination of the absolute concentration of the doping.
 - Only create a doping profile on the surface of a wafer.

■ Ion implantation

- ▶ Shooting charged doping ions, which are externally accelerated in a vacuum, into the silicon wafer.
- ▶ The ions can penetrate up to a few micrometers below the surface.
- ▶ The doping concentration gets an improved homogeneity, and the doping profile under the wafer's surface can be controlled more exactly.



Comparison of Two Doping Methods

TABLE 3.3 Characteristics of Two Means of Semiconductor Doping

Doping by diffusion Furnace 950 ~C-1280°C	Doping by ion implantation Vacuum Room temperature
Gas of dopant ions	High velocity dopant ions
Mask	
Si	Si
Dopant uniformity and reproducibility	±5% on wafer, ±15% overall
Contamination danger	High
Defects	Refractory insulation and refractory metals, polysilicon
Environment	Furnace
Temperature	High

Source: Fundamentals of Microfabrication, Madou

[2]






Semiconductor Devices - Diodes

■ Junction Devices (Diodes)


- ▶ Light-emitting diode (LED): When forward bias is added, carriers of both types cross the junction and recombine emitting a photon (GaAs produces red light).
- ▶ The diode can also serve as a rectifier.



Semiconductor Devices - FET

■ Field-Effect Transistors (FET)

- ▶ Amplify weak signals to make strong, useable output.
- ▶ n-p-n Transistor: The emitter to base current is highly magnified by fluctuation in the voltage of the emitter.






Semiconductor Processing

■ Planar Transistor

- ▶ Substrate: Low-resistivity, *n*-type, single crystal silicon.
- ▶ Boron implanted into the surface of silicon to change the selected region into *p*-type.
- ▶ A second masking and implantation step introduces a phosphorus to produce the *n*-type emitter.
- ▶ Silica (SiO_2) as isolators. Aluminum as contact.



ab.

25



Micro-Mechanical Devices

The potential complexity of a micromechanical system increases exponentially with the number of unique process features and independent structural layers!



After Sandia National Laboratories, <http://www.mic.sandia.gov/mic/micwhite.htm>

2-level



Simple Sensors

Motor


Silicon Substrate

3-level

Advanced Sensors
Simple ActuatorsBearing
Gear
Motor

Substrate

4-level

Advanced Actuators
Simple SystemsBearing
Gear
MotorSubstrate
Pin Joints

5-level




Complex Systems

Bearing
Gear
MotorSubstrate
Moving Plate



氣相磊晶

- 磊晶(Epitaxial)：以晶片的基板為成長的晶種，在低於熔點30~50%的溫度，以氣相(Vapor-Phase)持續累積單晶成長
 - ▶ SiCl_4 (氣) + 2H_2 (氣) ($>1000^\circ\text{C}$) Si (固) + 4HCl (氣)
 - ▶ 標準成長速率 1微米/分鐘
 - ▶ 外壁維持冷，避免矽沈積於外壁



[3]



Thin Film Techniques

- Thermal Deposition of Silicon Oxide
 - ▶ Wet Oxidation
 - ▶ Dry Oxidation
- Physical Vapor Deposition (PVD)
 - ▶ Evaporation
 - ▶ Sputtering: DC-diode sputtering, Magnetron sputtering
- Chemical Vapor Deposition (CVD)
 - ▶ LPCVD, APCVD
 - ▶ Plasma Enhanced CVD (PECVD)
- Liquid Deposition
 - ▶ Galvanic, Spin coating, Catalytic






Thin Film Techniques - Thermal Deposition

■ Thermal Deposition of Silicon Oxide

- ▶ Native Oxide (oxidation in room temperature) 20\AA
- ▶ 高溫擴散能力快，氧化速度亦增加
- ▶ 每產生厚度 X_0 的氧化層需消耗厚度 X_s 的矽晶片
 - $X_s = 0.44X_0$




MEMS Lab.


29




Thermal Oxidation



- ▶ 時間快



- ▶ 热爐管通入氧气及適量氮氣或惰性氣體，慢慢加熱至
900~1100°C (標準製程溫度)
- ▶ 速度較慢但電性較佳，故在半導體產業中較常用



SiO2製作

MS Lab.

30





Thin Film Techniques - PVD

■ Physical Layer Deposition

► 高硬度、耐腐蝕、美觀

► Vapor Deposition

- High temperature (接近熔點) in a vacuum chamber

- Poor layer adhesion

► Sputtering

- Magnetron sputtering

- Reactive sputtering

- Better layer adhesion



Physical Vapor Deposition (PVD)

■ PVD依不同加熱源蒸鍍法可分為

► 真空蒸鍍法、電子束蒸鍍法（常用）、雷射束蒸鍍法

■ 真空蒸鍍法

► Vacuum chamber

► 電流通過坩堝加熱蒸鍍源至接近熔點

► 蒸鍍源侷限於如鋁之低熔點金屬

► 缺點：坩堝因被加熱，故可能造成
沈積材料污染




圖 3.3 蒸氣沉積法原理。根據 [Mai 95] 及 [Men 95]。




Physical Vapor Deposition (PVD)

■ 電子束蒸鍍法 (Electron Beam Evaporation)

- ▶ 因適用於高熔點材料，故較常用於半導體產業
- ▶ 對燈絲加熱電壓使其產生電子束，經靜電聚焦板，加熱蒸鍍源。
- ▶ 缺點：會產生X-Ray或其他離子而破壞基材

■ 雷射束蒸鍍法

- ▶ 以雷射束取代電子束
- ▶ 不會破壞基材，但昂貴



[3]

MEMS Lab.



33



Physical Vapor Deposition (PVD)

■ 限制與缺點

- ▶ 沈積率低
- ▶ 不同材料熔點與蒸發速率不同，因此對合金或化合物得沈積成分控制不易
- ▶ 薄膜對階梯的覆蓋能力差
- ▶ 加熱源易對薄膜品質造成污染

■ 一般精密的半導體製程與VLSI多以濺鍍法取代蒸鍍法

MEMS Lab.



34



濺鍍 (Sputtering)

■ 基本原理 (直流濺鍍)

- ▶ 氣體輝光放電產生電漿
- ▶ 帶電正離子經電場加速撞擊靶材
- ▶ 靶材被轟擊出原子與離子，原子藉由動能及擴散原理在晶片表面進行沈積




圖 3.4 濎射法的原理。根據 [Mai 95] 及 [Metz 93]。

MFMS Lab.

35



What's Plasmas

■ The Fourth State of Matter

- ▶ Freely moving charged gas particles, i.e., electrons and ions. (離子化的氣體)
- ▶ Formed at high temperatures.
- ▶ Can be accelerated and steered by electric and magnetic fields.

Solid	Liquid	Gas	Plasma
Example: Ice H_2O	Example: Water H_2O	Example: Steam H_2O	Example: Ionized Gas $E_i = E^+ + E^- + 2e^-$
Cold $T < 0^\circ C$	Warm $0^\circ C - 100^\circ C$	Hot $T > 100^\circ C$	Hotter $T > 100,000^\circ C$ (e.g. plasma ball)


 Molecules Fixed in Lattice


 Molecules Free to Move


 Molecules Free to Move, Large Spacing


 Ions and Electrons Move Independently, Large Spacing

Copyright 1994 General Atomics


MFMS Lab.

36



Types of Plasma

- Plasma in various densities and temperatures



Copyright 1996 Contemporary Physics Education Project
Image courtesy of DOE Fermilab, NASA, and three others

MFMS Lab.



37



濺鍍種類

- 直流濺鍍 (DC-diode Sputtering)

- ▶ 靶材接陰電極，基材接陽極
- ▶ 沈積率不高

- 磁控濺鍍(Magnetron Sputtering)

- ▶ 靶材背面加上磁場
- ▶ 電磁作用會產生二次電子
- ▶ 增加電漿濃度，因而增加沈積率
- ▶ 減少氣體離子對基材與容器壁漫無方向的碰撞
- ▶ 因電離率增加，可減少氣體消耗




圖 2.4.11 非平衡磁控濺鍍法的磁力線範圍 (E: 電場方向 目: 磁場方向) [3]

- 非平衡磁控濺鍍 (UBM)

MFMS Lab.



38



濺鍍種類

■ 高週波濺鍍(Radio-Frequency Sputtering)

- ▶ 若靶材為非導體時，氣體離子撞擊靶材後得不到電子中和，使正電荷累積，與後來的氣體離子排斥
- ▶ 以高週波取代直流電
- ▶ 正離子撞擊靶材（陰極）後，將陰陽極調換，陰陽變換，此時電子撞擊變成陽極的靶材，以中和其上的正電荷

■ 反應性氣體濺鍍(Reactive Gas Sputtering)

- ▶ 將少許反應性氣體如N₂, O₂, 烷類等，隨同惰性氣體輸入真空腔，使反應氣體與靶材原子一起沈積於基底，以改變薄膜成分

■ 封閉式非平衡磁控濺鍍法



蒸鍍法與濺鍍法的比較

	蒸鍍法	濺鍍法
靶材的選擇	受限制（金屬靶材）	幾乎不受限
基材加熱	低	除磁控法外，需高溫
表面損害	低，電子束會產生 X-ray 損害	離子轟擊的損害
合金沈積	否	可
均勻度	難	易
厚度控制	不易控制	易控制
光學種類	一次只能沈積一種薄膜	可以沈積多層膜
附著性	不佳	佳
薄膜性質	不易控制	可利用調偏壓、壓力、基材加熱來控制
基本設備費	低價格	昂貴





Thin Film Techniques - CVD

■ Chemical Layer Deposition


- ▶ Predominantly used in thin film technology
- ▶ Exactly dosed, good thickness control and physical property
- ▶ Extremely high purity
- ▶ Applicable materials: Silicon Oxide (SiO_2), Silicon Nitride(Si_3N_4), Polycrystalline Silicon, Epitaxy
- ▶ Disadvantages: High process temperature (~1250°C) and toxic gases



Various type of CVD

■ Atmospheric Pressure Chemical Vapor Deposition (APCVD)

- ▶ 通常用來沈積磊晶矽及複合半導體材料
- ▶ 在300~450°C低溫下通過反應氣體，可高速沈積二氧化矽
- ▶ 冷壁式以減少壁面沈積
- ▶ 階梯覆蓋性較差





Various type of CVD

■ Low Pressure Chemical Vapor Deposition (LPCVD)

- ▶ 壓力在10Pa以下
- ▶ 通常用來沈積多晶矽
- ▶ 階梯覆蓋性較佳，但沈積速率較慢
- ▶ 熱管壁設計，故需定期清理管壁




圖 3.5 化學蒸氣沉積法原理



Various type of CVD

■ Plasma Enhanced CVD (PECVD)

- ▶ 150~350 °C
- ▶ High energy electrons break the chemical bonds and ionize the molecules of the layer material.
- ▶ Better deposition rate and uniformity

■ Metal Organic CVD (MOCVD)

- ▶ 將氫化物（如砷化三氫）或有機金屬聚合物（三聚乙基鎵）的反應氣體，於流場通過試片置放處進行薄膜沈積





CVD 薄膜材料與沈積方式

■ CVD常用材料

- ▶ 二氧化矽(SiO_2)：蝕刻阻擋層、防護層、閘氧化層、隔離層
- ▶ 磷矽玻璃(PSG)：犧牲層
- ▶ 多晶矽(Polycrystalline Silicon)：作為結構層
- ▶ 氮化矽(Si_3N_4)：蝕刻保護層
- ▶ 碳化矽(Silicon Carbide)：作為結構層
- ▶ 鎆(W)：導體

表 2.4.3 CVD 薄膜材料與沈積方式的關係

不用 CVD 的方法	薄膜材料
LP	SiO_2 、 Si_3N_4 、Polysilicon、 WSi_x 、W
AP	SiO_2 、PSG、BPSG
PE	SiO_2 、PSG、BPSG、 Si_3N_4 、 SiO_xN_y

45



Polysilicon

- LPCVD: source gas SiH_4 , 570~650°C, 100~400 mtorr, 100 Å/min (630 °C)
- Microstructure depends on deposition condition
 - ▶ 100% SiH_4 source gas, 100 mtorr, temp < 570°C, produces amorphous film
 - ▶ 100% SiH_4 source gas, 100 mtorr, temp > 570°C, produces polycrystalline film
 - 600 °C, grains are fine and equiaxed
 - 625 °C, grains are large and have a columnar structure
 - Crystalline orientation of the polysilicon grain is predominantly (110) for substrate temp. 600~650°C, and is predominantly (100) for substrate temp. 650~700°C



46



Silicon Dioxide

- Masking (阻擋層)
 - ▶ Diffusion Masking (擴散阻擋層)
 - ▶ Ion Implantation Masking (離子植入阻擋層)
 - ▶ Etching Masking (蝕刻阻擋層)
- Passivation (防護層) : 保護晶片表面以減少離子植入時的破壞
- Gate Oxide (閘氧化層) : MOS閘氧化層及電容的介電層
- Isolation (隔離層) : 元件與元件隔離之場氧化層
- Sacrificial Layer (犧牲層) : 搭配多晶矽作為懸浮結構的犧牲層



SiO_2 氧化層的製作 - 1

- 熱氧化(Thermal Oxidation)
 - ▶ Self-limiting process to about 2 μm
 - ▶ Structure more dense than LPCVD SiO_2
 - ▶ Compressive residue stress
- LPCVD
 - ▶ Also called Low-temperature oxidation (LTO)
 - ▶ Use SiH_4 and O_2 as precursor gases at temperature of 425 to 450 °C and pressure of 200~400 mtorr
 - ▶ Could produce thick film ($> 2 \mu m$), typically 100 Å/min
 - ▶ Include dopant gases, such as PH_3 , to make phosphosilicate glass (PSG)
 - ▶ Tensile residue stress (PSG < LTO)





SiO_2 氧化層的製作 - 2

- PECVD

- ▶ Low-stress and very thick film (10 to 20 μm), using thin Si_3N_4 in conjunction with the thick SiO_2 film to create crack-free SiO_2 film.
- ▶ Use tetraethylorthosilicate (TEOS) as precursor gases

- Crystalline SiO_2 (quartz)

- ▶ Piezoelectric
- ▶ Electrically insulating

- Spin-on-Glass (SOG)

- ▶ Spin-coating to produce thick (20 μm) film in conjunction with CMP
- ▶ Used as a thick film sacrificial molding material to pattern thick polysilicon

- Etch rate in HF: PSG > LTO > thermal oxide



Silicon Nitride

- PECVD

- ▶ $SiH_4 + NH_3$ (or N_2) – (200~400°C, RF) $Si_xN_yH_z + H_2$
- ▶ Nearly stress-free but high etch rate in HF due to porosity structure
- ▶ 沈積速度約5分鐘0.1微米厚

- LPCVD

- ▶ $3SiCl_2H_2 + 4NH_3 \quad Si_3N_4 + 6HCl + 6H_2$, $NH_3 : SiCl_2H_2 = 10:1$
- ▶ 700~900°C, 200~500 mtorr, 沈積速度約 20分鐘0.1微米厚
- ▶ Stoichiometric and amorphous structure, resistant to chemical
- ▶ Thick film tends to crack due to large tensile residue stress

- Low-stress Nitride: "Silicon-rich"

- ▶ LPCVD 850°C, 500 mtorr, $NH_3 : SiCl_2H_2 = 1:6$
- ▶ Nonstoichiometric Si_xN_y , Lower etch rate in HF





二氧化矽與氮化矽薄膜的顏色

- 热成長的二氧化矽 (折射率 1.48) 與氮化矽 (折射率 1.97) 的顏色表

顏色	二氧化矽之厚度 (Å)	氮化矽之厚度 (Å)
銀色	< 270	< 200
棕色	< 530	< 400
黃—棕色	< 730	< 530
紅色	< 970	< 730
深藍色	< 1000	< 770
藍色	< 1200	< 930
淡藍色	< 1300	< 1000
極淡藍色	< 1500	< 1100
綠色	< 1600	< 1200
淡黃色	< 1700	< 1300
黃色	< 2000	< 1500
橘紅色	< 2400	< 1800
紅色	< 2500	< 1900
深紅色	< 2800	< 2100
藍色	< 3100	< 2300
藍綠色	< 3300	< 2500
淡綠色	< 3700	< 2800
橘黃色	< 4000	< 3000
紅色	< 4400	< 3300

[4]



Silicon Carbide

- Polymorphic material: multicrystalline structures (cubic, hexagonal, and rhombohedral), each sharing a common stoichiometry
- Use APCVD or LPCVD
- Extremely hard and strong, doesn't melt.
- Can be etched in KOH but 600°C
- Thin film can be dry etched with RIE
 - ▶ Using CHF₃ or SF₆ combined with O₂
 - ▶ Must use metal, such as AL and Ni, as masking material (since high O₂ content will attack PR)





常見CVD的比較

表 2.4.4 常見 CVD 沈積方式的比較

沈積方式	優點	缺點	壓力、溫度
APCVD	構造簡單、高沈積率、低溫	階梯覆蓋差、微粒污染	10~100kPa 350~400°C
LPCVD	薄膜純度佳且均勻、階梯覆蓋適當	高溫、低沈積率	100Pa 550~600°C
PECVD	溫度低、附著性好及階梯覆蓋佳、針孔密度低	微粒污染	2-5Torr ~300~400°C
MOCVD	對大面積有極佳的取向附生	安全考量	

MEMS Lab.




53



Thin Film Techniques – Liquid Phase

- Liquid phase deposition : galvanic, spin-coating, catalytic
 - ▶ Galvanic (電鍍)
 - ▶ Spin Coating (旋鍍法) : 一般用於光阻(photoresist)塗佈
 - ▶ Catalytic method (電解法) : 僅適用於金屬



旋鍍法的基本流程

MS Lab.




54



溶膠 凝膠沈積法

■ 溶膠 凝膠沈積法(Sol-gel)

- ▶ 將薄膜中的相關材料成分混合於溶劑中形成溶膠狀的precursor
- ▶ 以Spin coating塗佈presursor形成均勻薄膜，溶膠狀懸浮中的固體粒子經化學反應構成凝膠狀的網絡
- ▶ 热處理後，移除溶劑可將凝膠網絡轉換成固相
- ▶ 常用材料：二氧化矽、氮化矽、氧化鋁、鋯鈦酸鉛(PZT)



MEMS Lab.



Piezoresistivity

- 壓阻性Piezoresistance: 材料電阻值會受材料應變所改變
- 大部分材料都具有壓阻特性
- 半導體材料如Si與Ge其壓阻係數比金屬大一個order
 - ▶ σ_l, σ_t : Longitudinal (與電流方向平行) and transverse (與電流方向垂直) stress component
 - ▶ π_l, π_t : Longitudinal and transverse piezoresistance coefficient

$$\frac{\Delta R}{R} = \sigma_l \pi_l + \sigma_t \pi_t$$

MEMS Lab.





Piezoelectric Material

- 壓電(Piezoelectric)現象是一種存在某些材料的機電轉換

- ▶ 1880由居禮兩兄弟在石英發現的特性
- ▶ 無外加電場：正電與負電荷的中心不重合產生淨電雙極，整個晶體因而產生淨極化(polarization)
- ▶ 在材料的居禮溫度以上經體會便成立方晶，因而失去壓電性







圖 2.5 在一個假想的二維晶格之中。消失的雙極的說明。一個擁有對稱中心的晶體不可能是壓電性的，這是因為基本單元之內雙極一定會彼此抵銷掉，因此，在晶體之中不會有淨極化。一個外加的應力還不會改變對稱中心。引用 Middlecock 與 Audit [12]。

圖 2.6 在一個二維晶體之中。壓電性的說明。當外加一個應力時，一個不具有對稱中心的基本單元之內的淨電雙極並不會消失。這是壓電性的物理起源。引用 Middlecock 與 Audit [12]。

MEMS Lab.



57




Piezoelectric Material

- 主要的壓電材料：Quartz(SiO_2 crystal), PZT, PVDF, ZnO, LiNbO_3 , BaTiO_3

- 正壓電效應：外加壓力產生電位差

- 逆壓電效應：外加電場使壓電材料產生變形



MEMS Lab.




58



鐵電(Ferroelectric)材料的晶格結構

- 鈣鈦礦結構是鐵電材料中最常見的一種，化學式為 ABO_3
- Electric Dipole: 正、負電荷的中心不重合，具有自發極化
- BaTiO_3 、PZT（鈦酸鉛和鋯酸鉛）、 LiNbO_3 等化合物為鈣鈦礦結構




59



Ferroelectricity

- 所有鐵電(Ferroelectric)材料具有壓電(Piezoelectricity)效應
- 材料本身極化方向可藉由外加電場加以改變，稱為鐵電效應(Ferroelectricity)
- 外加電場可改變 BaTiO_3 極化方向的





60



Ferroelectric Hysteresis

■ PE Diagram

- ▶ Hysteresis loop: CDFGC
- ▶ Pr: 殘留極化(Remnant polarization)
- ▶ $-\epsilon_c$: 矯頑電場(Coercive field)
- ▶ Ferroelectric Domains



MFMS Lab.



61



Reference

1. The MEMS Handbook, Gad-el-Hak ed., CRC Press (2002) – Chap. 15
2. Fundamentals of Microfabrication, Marc Madou, 2nd Ed., CRC Press (2002) – Chap. 3, 16
3. 微機電系統，陳炳輝，五南，(2001) - 第二章
4. 微機電系統技術與應用，國科會精儀中心，全華，民92- 第五章
5. 微機電系統工程，李世鴻譯，五南，第二、三章
6. Microsystem Technology and Microrobotics, Fatikow and Rembold, Springer, (1997) – Chap. 3
7. Fundamentals of Physics, Halliday et al., Wiley, John & Sons, (2000)

MFMS Lab.



62